Richard Sandiford
bf42f57df6
[include/opcode/]
* mips.h: Update comment for new opcodes.
(OP_MASK_VECBYTE, OP_SH_VECBYTE): New.
(OP_MASK_VECALIGN, OP_SH_VECALIGN): New.
(INSN_4111, INSN_4120, INSN_5400, INSN_5500): New.
(CPU_VR4120, CPU_VR5400, CPU_VR5500): New.
(OPCODE_IS_MEMBER): Handle the new CPU_* values and INSN_* flags.
Don't match CPU_R4111 with INSN_4100.
[opcodes/]
* mips-dis.c (print_insn_arg): Handle '[', ']', 'e' and '%'.
(mips_isa_type): Handle bfd_mach_mips4120, bfd_mach_mips5400
and bfd_mach_mips5500.
* mips-opc.c (V1): Include INSN_4111 and INSN_4120.
(N411, N412, N5, N54, N55): New convenience defines.
(mips_builtin_opcodes): Add vr4120, vr5400 and vr5500 opcodes.
Change dmadd16 and madd16 from V1 to N411.
2002-09-30 11:58:09 +00:00
..
2002-06-08 07:32:12 +00:00
2001-09-05 02:52:17 +00:00
2001-08-26 11:47:39 +00:00
2001-03-14 02:27:44 +00:00
2001-11-10 09:40:53 +00:00
2002-01-28 19:15:46 +00:00
2002-09-30 11:58:09 +00:00
2002-06-08 07:32:12 +00:00
2001-04-05 19:35:17 +00:00
2001-12-04 10:06:40 +00:00
2001-08-26 11:47:39 +00:00
2002-06-08 07:32:12 +00:00
2002-05-17 19:01:03 +00:00
2001-12-31 23:43:03 +00:00
2001-03-14 02:27:44 +00:00
2002-07-08 10:03:11 +00:00
2001-03-14 02:27:44 +00:00
2001-03-14 02:27:44 +00:00
2002-05-25 12:53:48 +00:00
2002-08-13 19:00:40 +00:00
2001-03-14 02:27:44 +00:00
2001-07-06 22:14:07 +00:00
2002-09-30 11:58:09 +00:00
2001-10-30 15:20:10 +00:00
1999-05-03 07:29:06 +00:00
2001-03-14 02:27:44 +00:00
2001-03-14 02:27:44 +00:00
2001-03-14 02:27:44 +00:00
2002-06-08 07:32:12 +00:00
2002-03-05 03:09:01 +00:00
2001-03-14 02:27:44 +00:00
2001-03-14 02:27:44 +00:00
2002-08-19 20:55:48 +00:00
2001-03-14 02:27:44 +00:00
2001-03-14 02:27:44 +00:00
2002-05-25 12:53:48 +00:00
1999-05-03 07:29:06 +00:00
2002-08-28 10:38:49 +00:00
1999-05-03 07:29:06 +00:00
2001-11-13 14:22:52 +00:00
2001-03-14 02:27:44 +00:00
2001-09-27 07:45:32 +00:00
2001-03-14 02:27:44 +00:00