JehanneOS/newlib
1
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity

* mips.h: Fix a typo in description.

Browse Source
This commit is contained in:
Maciej W. Rozycki 2011-10-24 14:21:41 +00:00
parent 53e93974c8
commit fbb04f9910
2 changed files with 5 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
include/opcode/ChangeLog
View File

@ -1,3 +1,7 @@
2011-10-24 Maciej W. Rozycki <macro@codesourcery.com>
* mips.h: Fix a typo in description.
2011-09-21 David S. Miller <davem@davemloft.net> 2011-09-21 David S. Miller <davem@davemloft.net>
* sparc.h (struct sparc_opcode): Expand 'flags' to unsigned int. * sparc.h (struct sparc_opcode): Expand 'flags' to unsigned int.

2
include/opcode/mips.h
View File

@ -1616,7 +1616,7 @@ extern const int bfd_mips16_num_opcodes;
"c" 10-bit higher breakpoint code (MICROMIPSOP_*_CODE) "c" 10-bit higher breakpoint code (MICROMIPSOP_*_CODE)
"d" 5-bit destination register specifier (MICROMIPSOP_*_RD) "d" 5-bit destination register specifier (MICROMIPSOP_*_RD)
"h" 5-bit PREFX hint (MICROMIPSOP_*_PREFX) "h" 5-bit PREFX hint (MICROMIPSOP_*_PREFX)
"i" 16 bit unsigned immediate (MICROMIPSOP_*_IMMEDIATE) "i" 16-bit unsigned immediate (MICROMIPSOP_*_IMMEDIATE)
"j" 16-bit signed immediate (MICROMIPSOP_*_DELTA) "j" 16-bit signed immediate (MICROMIPSOP_*_DELTA)
"k" 5-bit cache opcode in target register position (MICROMIPSOP_*_CACHE) "k" 5-bit cache opcode in target register position (MICROMIPSOP_*_CACHE)
"n" register list for 32-bit LWM/SWM instruction (MICROMIPSOP_*_RT) "n" register list for 32-bit LWM/SWM instruction (MICROMIPSOP_*_RT)