JehanneOS/newlib
1
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity

include/opcode/

Browse Source 
* mips.h: Fix comment typo: "G" is _RS rather than _RD for microMIPS.

gas/
	* config/tc-mips.c (mips_ip): Fix swapped bit numbers in comments.
This commit is contained in:
Richard Sandiford 2013-06-23 20:12:52 +00:00
parent b5627d2ebc
commit 1acdf7f3c7
2 changed files with 5 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
include/opcode/ChangeLog
View File

@ -1,3 +1,7 @@
2013-06-23 Richard Sandiford <rdsandiford@googlemail.com>
* mips.h: Fix comment typo: "G" is _RS rather than _RD for microMIPS.
2013-06-17 Catherine Moore <clm@codesourcery.com> 2013-06-17 Catherine Moore <clm@codesourcery.com>
Maciej W. Rozycki <macro@codesourcery.com> Maciej W. Rozycki <macro@codesourcery.com>
Chao-Ying Fu <fu@mips.com> Chao-Ying Fu <fu@mips.com>

2
include/opcode/mips.h
View File

@ -1811,7 +1811,7 @@ extern const int bfd_mips16_num_opcodes;
Coprocessor instructions: Coprocessor instructions:
"E" 5-bit target register (MICROMIPSOP_*_RT) "E" 5-bit target register (MICROMIPSOP_*_RT)
"G" 5-bit destination register (MICROMIPSOP_*_RD) "G" 5-bit destination register (MICROMIPSOP_*_RS)
"H" 3-bit sel field for (D)MTC* and (D)MFC* (MICROMIPSOP_*_SEL) "H" 3-bit sel field for (D)MTC* and (D)MFC* (MICROMIPSOP_*_SEL)
"+D" combined destination register ("G") and sel ("H") for CP0 ops, "+D" combined destination register ("G") and sel ("H") for CP0 ops,
for pretty-printing in disassembly only for pretty-printing in disassembly only