2000-07-22 Jason Eckhardt <jle@cygnus.com>
* include/opcode/i860.h (btne, bte, bla): Changed these opcodes
to use sbroff ('r') instead of split16 ('s').
(J, K, L, M): New operand types for 16-bit aligned fields.
(ld.x, {p}fld.x, fst.x, pst.d): Changed these opcodes to
use I, J, K, L, M instead of just I.
(T, U): New operand types for split 16-bit aligned fields.
(st.x): Changed these opcodes to use S, T, U instead of just S.
(andh, andnoth, orh, xorh): Deleted 3-register forms as they do not
exist on the i860.
(pfgt.sd, pfle.sd): Deleted these as they do not exist on the i860.
(pfeq.ss, pfeq.dd): New opcodes.
(st.s): Fixed incorrect mask bits.
(fmlow): Fixed incorrect mask bits.
(fzchkl, pfzchkl): Fixed incorrect mask bits.
(faddz, pfaddz): Fixed incorrect mask bits.
(form, pform): Fixed incorrect mask bits.
(pfld.l): Fixed incorrect mask bits.
(fst.q): Fixed incorrect mask bits.
(all floating point opcodes): Fixed incorrect mask bits for
handling of dual bit.
* include/elf/i860.h: New file.
(elf_i860_reloc_type): Defined ELF32 i860 relocations.
* bfd/cpu-i860.c: Added comments.
* bfd/elf32-i860.c (TARGET_LITTLE_SYM): Defined to
bfd_elf32_i860_little_vec.
(TARGET_LITTLE_NAME): Defined to "elf32-i860-little".
(ELF_MAXPAGESIZE): Changed to 4096.
* bfd/targets.c (bfd_elf32_i860_little_vec): Declaration of
new target.
(bfd_target_vector): Added bfd_elf32_i860_little_vec.
* bfd/config.bfd (i860-stardent-sysv4*, i860-stardent-elf*): Added
config for little endian elf32 i860.
(targ_defvec): Define for the new config above
as "bfd_elf32_i860_little_vec".
(targ_selvecs): Define for the new config above
as "bfd_elf32_i860_vec bfd_elf32_i860_little_vec"
* bfd/configure.in (bfd_elf32_i860_little_vec): Added recognition
of new target vec.
* bfd/configure: Regenerated.
* opcodes/i860-dis.c: New file.
(print_insn_i860): New function.
(print_br_address): New function.
(sign_extend): New function.
(BITWISE_OP): New macro.
(I860_REG_PREFIX): New macro.
(grnames, frnames, crnames): New structures.
* opcodes/disassemble.c (ARCH_i860): Define.
(disassembler): Add check for bfd_arch_i860 to set disassemble
function to print_insn_i860.
* include/dis-asm.h (print_insn_i860): Add prototype.
* opcodes/Makefile.in (CFILES): Added i860-dis.c.
(ALL_MACHINES): Added i860-dis.lo.
(i860-dis.lo): New dependences.
* opcodes/configure.in: New bits for bfd_i860_arch.
* opcodes/configure: Regenerated.
2000-07-28 23:10:20 +02:00
|
|
|
/* i860 ELF support for BFD.
|
2001-03-14 03:27:44 +01:00
|
|
|
Copyright 2000 Free Software Foundation, Inc.
|
2000-07-22 Jason Eckhardt <jle@cygnus.com>
* include/opcode/i860.h (btne, bte, bla): Changed these opcodes
to use sbroff ('r') instead of split16 ('s').
(J, K, L, M): New operand types for 16-bit aligned fields.
(ld.x, {p}fld.x, fst.x, pst.d): Changed these opcodes to
use I, J, K, L, M instead of just I.
(T, U): New operand types for split 16-bit aligned fields.
(st.x): Changed these opcodes to use S, T, U instead of just S.
(andh, andnoth, orh, xorh): Deleted 3-register forms as they do not
exist on the i860.
(pfgt.sd, pfle.sd): Deleted these as they do not exist on the i860.
(pfeq.ss, pfeq.dd): New opcodes.
(st.s): Fixed incorrect mask bits.
(fmlow): Fixed incorrect mask bits.
(fzchkl, pfzchkl): Fixed incorrect mask bits.
(faddz, pfaddz): Fixed incorrect mask bits.
(form, pform): Fixed incorrect mask bits.
(pfld.l): Fixed incorrect mask bits.
(fst.q): Fixed incorrect mask bits.
(all floating point opcodes): Fixed incorrect mask bits for
handling of dual bit.
* include/elf/i860.h: New file.
(elf_i860_reloc_type): Defined ELF32 i860 relocations.
* bfd/cpu-i860.c: Added comments.
* bfd/elf32-i860.c (TARGET_LITTLE_SYM): Defined to
bfd_elf32_i860_little_vec.
(TARGET_LITTLE_NAME): Defined to "elf32-i860-little".
(ELF_MAXPAGESIZE): Changed to 4096.
* bfd/targets.c (bfd_elf32_i860_little_vec): Declaration of
new target.
(bfd_target_vector): Added bfd_elf32_i860_little_vec.
* bfd/config.bfd (i860-stardent-sysv4*, i860-stardent-elf*): Added
config for little endian elf32 i860.
(targ_defvec): Define for the new config above
as "bfd_elf32_i860_little_vec".
(targ_selvecs): Define for the new config above
as "bfd_elf32_i860_vec bfd_elf32_i860_little_vec"
* bfd/configure.in (bfd_elf32_i860_little_vec): Added recognition
of new target vec.
* bfd/configure: Regenerated.
* opcodes/i860-dis.c: New file.
(print_insn_i860): New function.
(print_br_address): New function.
(sign_extend): New function.
(BITWISE_OP): New macro.
(I860_REG_PREFIX): New macro.
(grnames, frnames, crnames): New structures.
* opcodes/disassemble.c (ARCH_i860): Define.
(disassembler): Add check for bfd_arch_i860 to set disassemble
function to print_insn_i860.
* include/dis-asm.h (print_insn_i860): Add prototype.
* opcodes/Makefile.in (CFILES): Added i860-dis.c.
(ALL_MACHINES): Added i860-dis.lo.
(i860-dis.lo): New dependences.
* opcodes/configure.in: New bits for bfd_i860_arch.
* opcodes/configure: Regenerated.
2000-07-28 23:10:20 +02:00
|
|
|
|
|
|
|
|
Contributed by Jason Eckhardt <jle@cygnus.com>.
|
|
|
|
|
|
|
|
|
|
This file is part of BFD, the Binary File Descriptor library.
|
|
|
|
|
|
|
|
|
|
This program is free software; you can redistribute it and/or modify
|
|
|
|
|
it under the terms of the GNU General Public License as published by
|
|
|
|
|
the Free Software Foundation; either version 2 of the License, or
|
|
|
|
|
(at your option) any later version.
|
|
|
|
|
|
|
|
|
|
This program is distributed in the hope that it will be useful,
|
|
|
|
|
but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
|
|
|
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
|
|
|
GNU General Public License for more details.
|
|
|
|
|
|
|
|
|
|
You should have received a copy of the GNU General Public License
|
|
|
|
|
along with this program; if not, write to the Free Software Foundation,
|
2005-05-10 12:21:13 +02:00
|
|
|
Inc., 51 Franklin Street - Fifth Floor, Boston, MA 02110-1301, USA. */
|
2000-07-22 Jason Eckhardt <jle@cygnus.com>
* include/opcode/i860.h (btne, bte, bla): Changed these opcodes
to use sbroff ('r') instead of split16 ('s').
(J, K, L, M): New operand types for 16-bit aligned fields.
(ld.x, {p}fld.x, fst.x, pst.d): Changed these opcodes to
use I, J, K, L, M instead of just I.
(T, U): New operand types for split 16-bit aligned fields.
(st.x): Changed these opcodes to use S, T, U instead of just S.
(andh, andnoth, orh, xorh): Deleted 3-register forms as they do not
exist on the i860.
(pfgt.sd, pfle.sd): Deleted these as they do not exist on the i860.
(pfeq.ss, pfeq.dd): New opcodes.
(st.s): Fixed incorrect mask bits.
(fmlow): Fixed incorrect mask bits.
(fzchkl, pfzchkl): Fixed incorrect mask bits.
(faddz, pfaddz): Fixed incorrect mask bits.
(form, pform): Fixed incorrect mask bits.
(pfld.l): Fixed incorrect mask bits.
(fst.q): Fixed incorrect mask bits.
(all floating point opcodes): Fixed incorrect mask bits for
handling of dual bit.
* include/elf/i860.h: New file.
(elf_i860_reloc_type): Defined ELF32 i860 relocations.
* bfd/cpu-i860.c: Added comments.
* bfd/elf32-i860.c (TARGET_LITTLE_SYM): Defined to
bfd_elf32_i860_little_vec.
(TARGET_LITTLE_NAME): Defined to "elf32-i860-little".
(ELF_MAXPAGESIZE): Changed to 4096.
* bfd/targets.c (bfd_elf32_i860_little_vec): Declaration of
new target.
(bfd_target_vector): Added bfd_elf32_i860_little_vec.
* bfd/config.bfd (i860-stardent-sysv4*, i860-stardent-elf*): Added
config for little endian elf32 i860.
(targ_defvec): Define for the new config above
as "bfd_elf32_i860_little_vec".
(targ_selvecs): Define for the new config above
as "bfd_elf32_i860_vec bfd_elf32_i860_little_vec"
* bfd/configure.in (bfd_elf32_i860_little_vec): Added recognition
of new target vec.
* bfd/configure: Regenerated.
* opcodes/i860-dis.c: New file.
(print_insn_i860): New function.
(print_br_address): New function.
(sign_extend): New function.
(BITWISE_OP): New macro.
(I860_REG_PREFIX): New macro.
(grnames, frnames, crnames): New structures.
* opcodes/disassemble.c (ARCH_i860): Define.
(disassembler): Add check for bfd_arch_i860 to set disassemble
function to print_insn_i860.
* include/dis-asm.h (print_insn_i860): Add prototype.
* opcodes/Makefile.in (CFILES): Added i860-dis.c.
(ALL_MACHINES): Added i860-dis.lo.
(i860-dis.lo): New dependences.
* opcodes/configure.in: New bits for bfd_i860_arch.
* opcodes/configure: Regenerated.
2000-07-28 23:10:20 +02:00
|
|
|
|
|
|
|
|
#ifndef _ELF_I860_H
|
|
|
|
|
#define _ELF_I860_H
|
|
|
|
|
|
|
|
|
|
/* Note: i860 ELF is defined to use only RELA relocations. */
|
|
|
|
|
|
|
|
|
|
#include "elf/reloc-macros.h"
|
|
|
|
|
|
|
|
|
|
START_RELOC_NUMBERS (elf_i860_reloc_type)
|
|
|
|
|
RELOC_NUMBER (R_860_NONE, 0x00) /* No reloc */
|
|
|
|
|
RELOC_NUMBER (R_860_32, 0x01) /* S+A */
|
|
|
|
|
RELOC_NUMBER (R_860_COPY, 0x02) /* No calculation */
|
|
|
|
|
RELOC_NUMBER (R_860_GLOB_DAT, 0x03) /* S, Create GOT entry */
|
|
|
|
|
RELOC_NUMBER (R_860_JUMP_SLOT, 0x04) /* S+A, Create PLT entry */
|
|
|
|
|
RELOC_NUMBER (R_860_RELATIVE, 0x05) /* B+A, Adj by program base */
|
|
|
|
|
RELOC_NUMBER (R_860_PC26, 0x30) /* (S+A-P) >> 2 */
|
|
|
|
|
RELOC_NUMBER (R_860_PLT26, 0x31) /* (L+A-P) >> 2 */
|
|
|
|
|
RELOC_NUMBER (R_860_PC16, 0x32) /* (S+A-P) >> 2 */
|
|
|
|
|
RELOC_NUMBER (R_860_LOW0, 0x40) /* S+A */
|
|
|
|
|
RELOC_NUMBER (R_860_SPLIT0, 0x42) /* S+A */
|
|
|
|
|
RELOC_NUMBER (R_860_LOW1, 0x44) /* S+A */
|
|
|
|
|
RELOC_NUMBER (R_860_SPLIT1, 0x46) /* S+A */
|
|
|
|
|
RELOC_NUMBER (R_860_LOW2, 0x48) /* S+A */
|
|
|
|
|
RELOC_NUMBER (R_860_SPLIT2, 0x4A) /* S+A */
|
|
|
|
|
RELOC_NUMBER (R_860_LOW3, 0x4C) /* S+A */
|
|
|
|
|
RELOC_NUMBER (R_860_LOGOT0, 0x50) /* G */
|
|
|
|
|
RELOC_NUMBER (R_860_SPGOT0, 0x52) /* G */
|
|
|
|
|
RELOC_NUMBER (R_860_LOGOT1, 0x54) /* G */
|
|
|
|
|
RELOC_NUMBER (R_860_SPGOT1, 0x56) /* G */
|
|
|
|
|
RELOC_NUMBER (R_860_LOGOTOFF0, 0x60) /* O */
|
|
|
|
|
RELOC_NUMBER (R_860_SPGOTOFF0, 0x62) /* O */
|
|
|
|
|
RELOC_NUMBER (R_860_LOGOTOFF1, 0x64) /* O */
|
|
|
|
|
RELOC_NUMBER (R_860_SPGOTOFF1, 0x66) /* O */
|
|
|
|
|
RELOC_NUMBER (R_860_LOGOTOFF2, 0x68) /* O */
|
|
|
|
|
RELOC_NUMBER (R_860_LOGOTOFF3, 0x6C) /* O */
|
|
|
|
|
RELOC_NUMBER (R_860_LOPC, 0x70) /* (S+A-P) >> 2 */
|
|
|
|
|
RELOC_NUMBER (R_860_HIGHADJ, 0x80) /* hiadj(S+A) */
|
|
|
|
|
RELOC_NUMBER (R_860_HAGOT, 0x90) /* hiadj(G) */
|
|
|
|
|
RELOC_NUMBER (R_860_HAGOTOFF, 0xA0) /* hiadj(O) */
|
|
|
|
|
RELOC_NUMBER (R_860_HAPC, 0xB0) /* hiadj((S+A-P) >> 2) */
|
|
|
|
|
RELOC_NUMBER (R_860_HIGH, 0xC0) /* (S+A) >> 16 */
|
|
|
|
|
RELOC_NUMBER (R_860_HIGOT, 0xD0) /* G >> 16 */
|
|
|
|
|
RELOC_NUMBER (R_860_HIGOTOFF, 0xE0) /* O */
|
|
|
|
|
END_RELOC_NUMBERS (R_860_max)
|
|
|
|
|
|
|
|
|
|
#endif
|
